

Serial No. 10/649,833
Docket No. NE-1144-US/kwg
MOR.034

AMENDMENTS TO THE DRAWINGS

Figure 1 is corrected by correcting the symbols representing the three n-type MOSFETs 24.

REMARKS

Claims 23-30 are presently pending in the application. Claims 23, 24, 27, 29, and 30 have been amended to more particularly define the invention.

The allowance of claims 23-30 is noted with appreciation. Of these, claims 23, 24, 27, 29, and 30 have been amended only to assure grammatical and idiomatic English and improved form under United States practice, and not to distinguish the invention over the prior art or narrow the claims or for any statutory requirements of patentability. Further, Applicant specifically states that no amendment to any of these claims should be construed as a disclaimer of any interest in or right to an equivalent of any element or feature of the amended claim.

Claims 1-2 and 21 were rejected under 35 U.S.C. §102(b) as being anticipated by IBM Technical Disclosure Bulletin Vol. 33, No. 10A, March 1991. Claims 3-20 and 22 were rejected under 35 U.S.C. §103(a) as being unpatentable over the IBM Bulletin in view of various secondary references. The rejected claims have been canceled, leaving on allowed claims.

The Office Action objected to the specification due to typographical errors on pages 9 and 13. These and other minor errors in the specification have been corrected by the above amendments.

The Office Action also objected that the specification as not supporting the subject matter of claim 1, with the contention that the claim recited a “positive feedback loop” that includes a plurality of delaying stages connected in cascade, but the specification recites the

Serial No. 10/649,833
Docket No. NE-1144-US/kwg
MOR.034

“positive feedback loop” as just line 16. While the cancellation of claim 1 makes this objection moot, attention is directed to the specification at, for example, page 9, lines 19-21 which read: “The positive feedback loop 16 includes a plurality of delaying inverting stages 18, in an odd number, connected in cascade.” Likewise, at page 113, lines 23-25 the specification reads: “The positive feedback loop 16A is substantially the same as the feedback loop 16 in that it includes a plurality of delaying inverting stages 18 connected in cascade, ...”

Minor errors have been corrected in the Abstract and in Figure 1 of the drawings.

A certified copy of the priority application was filed with this application on August 28, 2003. The Office Action does not acknowledge receipt of that priority application. It is requested that receipt of the priority application be acknowledged.

In view of the foregoing, Applicant submits that claims 23-30, all the claims presently pending in the application, are patentably distinct over the prior art of record and are allowable, and that the application is in condition for allowance. Such action would be appreciated.

Should the Examiner find the application to be other than in condition for allowance, the Examiner is requested to contact the undersigned attorney at the local telephone number listed below to discuss any other changes deemed necessary for allowance in a telephonic or personal interview.


To the extent necessary, Applicant petitions for an extension of time under 37 CFR §1.136. The Commissioner is authorized to charge any deficiency in fees, including

Serial No. 10/649,833
Docket No. NE-1144-US/kwg
MOR.034

extension of time fees, or to credit any overpayment in fees to Attorney's Deposit Account
No. 50-0481.

Respectfully Submitted,

Date: May 23, 2005



James N. Dresser, Esq.
Registration No. 22,973

McGinn & Gibb, PLLC
8321 Old Courthouse Road, Suite 200
Vienna, VA 22182-3817
(703) 761-4100
Customer No. 21254

U.S. Patent Application Serial No. 10/649,833

Art Unit 2817
Annotated Marked-up Drawing

FIG. 1

